Home

Static Timing Analysis (STA)

Setup Time and Hold Time-Story of Poor Flip-Flop !
Posted on Saturday, September 12, 2009 - 02:02 by Murali from the site ASIC-System On Chip (SoC)-VLSI Design
It is always interesting to talk about setup and hold!! Don’t think that if anybody asks questions related to setup time and hold time, he or she doesn’t know about setup and hold. He or she may know everything about setup time and hold time, time being it confuses. The term “setup” and “hold” is such a word in this VLSI – ASIC design world which only creates continuous questions, hard to explain in words, at least i myself is concerned! I remember, during my MTech days my professor used to say always "whole VLSI world is depending on two pillars, setup time and hold time".
Murali
Posted in
Transition Delay and Propagation Delay
Posted on Tuesday, December 16, 2008 - 00:47 by  from the site ASIC-System On Chip (SoC)-VLSI Design
Transition Delay Transition delay or slew is defined as the time taken by signal to rise from 10 %( 20%) to the 90 %( 80%) of its maximum value. This is known as “rise time”. Transition Delay or Slew Similarly “fall time” can be defined as the time taken by a signal to fall from 90 %( 80%) to the 10 %( 20%) of its maximum value. Transition is the time it takes for the pin to change state. Setting Transition Time Constraints The above theoretical definitions are to be applied on practical designs.
Posted in
Net Delay
Posted on Tuesday, October 14, 2008 - 04:00 by  from the site ASIC-System On Chip (SoC)-VLSI Design
titleNet Delay or Interconnect Delay or Wire Delay or Extrinsic Dela/titlespan style="color: rgb(41, 41, 41);"span style="font-size:130%;"bNet Delay or Interconnect Delay or Wire Delay or Extrinsic Delay or Flight Time/b/span/spanspan style="color: rgb(41, 41, 41);" br / br /Net delay is the difference between the time a signal is first applied to the net and the time it reaches other devices connected to that net. br / br //spanspan style="color: rgb(41, 41, 41);"It is due to the finite resistance and capacitance of the net.
Posted in
Delays in ASIC Design
Posted on Friday, September 12, 2008 - 03:39 by  from the site ASIC-System On Chip (SoC)-VLSI Design
p class="western" style="margin-left: 0.5in; text-indent: -0.5in;" align="justify" We encounter several types of delays in ASIC design. They are as follows:/p ulli Gate delay or Intrinsic delay/lili Net delay or Interconnect delay or Wire delay or Extrinsic delay or Flight time/liliTransition or Slew/liliPropagation delay/liliContamination delay/li/ul p class="western" align="justify"/pspan class="fullpost"p style="text-align: left;" class="western"Wire delays or extrinsic delays are calculated using output drive strength, input capacitance and wire load models.
Posted in
Dynamic vs Static Timing Analysis
Posted on Friday, September 12, 2008 - 03:12 by  from the site ASIC-System On Chip (SoC)-VLSI Design
span style="font-size:100%;"Timing analysis is integral part of ASIC/VLSI design flow. Anything else can be compromised but not timing! /spanspan style="font-size:100%;"Timing analysis can be bstatic/b or bdynamic/b.
Posted in
Process-Voltage-Temperature (PVT) Variations and Static Timing Analysis
Posted on Thursday, March 13, 2008 - 23:48 by  from the site ASIC-System On Chip (SoC)-VLSI Design
The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high speeds, power dissipation, supply rail drop, growing importance of interconnect, noise, crosstalk, reliability, manufacturability and the clock distribution. The macroscopic issues are time to market, design complexity, high levels of abstractions, reuse, IP portability, systems on a chip and tool interoperability.br /br /To meet the design challenge of clock distribution, the timing analysis is performed.
Posted in
Syndicate content