Skip to Content

FinFet

Posted on  by  from the site harry ... the ASIC guy
(Part 4 in the series Which Direction for EDA? 2D, 3D, or 360?) In the last 2 posts in this series, I examined the lithography and transistor design issues that will need to be solved in order to save 2D scaling as we know it. In this post I will look at several other considerations. For the moment, let’s assume that we are able to address the lithography and transistor design issues that I’ve identified in the previous posts.
harry
Posted on  by  from the site harry ... the ASIC guy
 (Part 3 in the series Which Direction For EDA: 2D,3D, or 360?) In the last blog post, I started to examine the question “is 2D scaling really dead or just mostly dead?” I looked at the most challenging issue for 2D scaling, lithography. But even if we can draw the device patterns somehow on the wafer at smaller and smaller geometries, does not necessarily mean that the circuits will deliver the performance (speed, area, power) improvements that Moore’s Law has delivered in the past.
harry
Syndicate content